Latest Insights

Expert analysis and breakthrough technologies in advanced manufacturing and materials science

Equipment Selection11 min read

Filtering Benchtop Plasma Cleaners by Four Procurement Constraints

A published-specification filter for benchtop plasma cleaners: four procurement constraints — sample size, gas control, budget process and recipe management — each returning the set of configurations whose official specifications satisfy it, the set that do not, and the set where the reviewed materials do not say. No ranking, no recommendation, no performance inference.

NineScrolls Engineering·8/12/2026

Read Paper arrow_forward

Equipment Selection19 min read

Benchtop Plasma Cleaner Specifications: What Four Manufacturers Publish

A like-for-like comparison of 18 benchtop plasma cleaner configurations from Diener, Harrick, NineScrolls and PIE Scientific, built only from official product pages and manufacturer-hosted datasheets — with every cell cited, every missing value scoped to what was reviewed, and the disclosure gaps reported as findings in their own right.

NineScrolls Engineering·8/12/2026

Read Paper arrow_forward

Metrology & Testing14 min read

Types of Wafer Probe Stations: Measurement-Environment Guide

A measurement-environment map of wafer probe station types — standard ambient, cryogenic, high-temperature, vacuum, RF and microwave, and silicon photonics — with the hardware signatures, datasheet review points, and cost drivers that separate them.

NineScrolls Engineering·7/20/2026

Read Paper arrow_forward

Metrology & Testing14 min read

Probe Station Procurement for NSF and DOE-Funded Projects: A Practical Guide

You have the award. The probe station your lab needs is picked out. Now comes the part that quietly derails more equipment purchases than any technical decision: buying it in a way your institution an

NineScrolls Engineering·7/13/2026

Read Paper arrow_forward

Metrology & Testing13 min read

Cryogenic Probe Station Buyer's Guide: Architectures, Specifications, and an Acceptance-Ready RFQ

A cryogenic probe station is bought on its numbers — a target temperature, a vibration figure, a vacuum level, a cooldown time — and those numbers are where the trouble hides. Two systems can quote th

NineScrolls Engineering·7/13/2026

Read Paper arrow_forward

Metrology & Testing13 min read

How to Choose a Wafer Probe Station for Your University Research Lab

If your lab has ever needed to put a probe tip on a bond pad and measure a device before dicing, you already know why a probe station matters. What is far less obvious — especially for a first purchas

NineScrolls Engineering·7/12/2026

Read Paper arrow_forward

Process Integration9 min read

TSV Interposer: The Silicon Routing Layer Between Dies and Package

A silicon interposer is the routing layer between side-by-side dies and the package — and its TSVs do the opposite job of a 3D stack's. How the same through-silicon via enables both vertical stacking (3D) and lateral routing (2.5D).

NineScrolls Engineering·6/16/2026

Read Paper arrow_forward

Process Integration9 min read

TSV Copper Fill: Bottom-Up Electroplating Without Trapping a Void

TSV copper fill — how bottom-up electroplating fills a high-aspect-ratio via without trapping a void: the seed, superfill additives, anneal, and frontside overburden CMP. Why fill is a direction problem, not a volume problem.

NineScrolls Engineering·6/15/2026

Read Paper arrow_forward

Process Integration9 min read

TSV Reveal: Exposing Through-Silicon Vias from the Wafer Backside

TSV reveal — how a buried via becomes a through-silicon via: backside thinning, the silicon-recess reveal etch, passivation, and CMP. The reveal window: why reveal is a stopping problem, not a removal problem.

NineScrolls Engineering·6/14/2026

Read Paper arrow_forward

Process Integration13 min read

Reliability Challenges in High-Density 3D Packaging

Reliability in high-density 3D packaging — why stacked dies fail: thermo-mechanical stress and CTE mismatch, warpage, interconnect fatigue, and thermal gradients. Plus the reliability trade-off matrix: every mitigation shifts stress somewhere else.

NineScrolls Engineering·6/14/2026

Read Paper arrow_forward

Process Integration13 min read

Temporary Wafer Bonding and Debonding: Thin-Wafer Processing for Advanced Packaging

Temporary wafer bonding and debonding for advanced packaging — why thinned device wafers need a carrier, the thin-wafer processing flow, and how to choose a debonding method (laser, thermal-slide, mechanical, chemical) by thermal budget and device sensitivity.

NineScrolls Engineering·6/14/2026

Read Paper arrow_forward

Process Integration11 min read

Wafer-to-Wafer vs Die-to-Wafer: When Does Each Integration Strategy Win?

Wafer-to-wafer (W2W) vs die-to-wafer (D2W) bonding — the four-gate selection framework: geometry match, yield economics, throughput, and maximum density. When each integration strategy wins, from CIS to chiplets to HBM.

NineScrolls Engineering·6/12/2026

Read Paper arrow_forward